Abstract-Motion compensation is one of the most compute-intensive parts in H.264/AVC video decoding. It exposes massive parallelism, which can reap the benefit from graphics processing units (GPUs). Control and memory divergence, however, may lead to performance penalties on GPUs. In this paper, we propose two GPU motion-compensation kernels, implemented with OpenCL, that mitigate the divergence effect. In addition, the motion-compensation kernels have been integrated into a complete and optimized H.264/AVC decoder that supports highprofile H.264/AVC. We evaluated our kernels on GPUs with different architectures from AMD, Intel, and Nvidia. Compared with the fastest CPU used in this paper, our kernel achieves 2.0 speedup on a discrete Nvidia GPU at kernel level. However, when the overheads of memory copy and OpenCL runtime are included, no speedup is gained at application level.
I. INTRODUCTION
Currently H.264/AVC is one of the most widely used video codecs in the world [1] . It achieves significant improvements in coding performance compared with previous video codecs at the cost of higher computational complexity. In addition, the pursuit for higher resolution content leads to more computational demand. Single-threaded performance, however, is no longer increasing at the same rate and now performance scalability is determined by the ability of applications to exploit thread-level parallelism on parallel architectures.
Among different parallel processors, graphic processor units (GPUs) have emerged for general-purpose computing in recent years. The general purpose programming models, such as CUDA [2] and OpenCL [3] , further their popularity. The GPUs consist of multiple single instruction multiple data (SIMD) engines that execute instructions in lock step. Applications with massive and regular parallelism can be executed efficiently on GPUs. This motivates the use of GPUs for accelerating video codecs.
The motion-compensation stage in H.264/AVC takes a significant proportion of decoding time [4] . The computational complexity of motion compensation comes from the interpolation filters that generate fractional samples. The interpolation is independent for each sample inside each frame, which fits the GPU architecture well. In CPU optimized H.264/AVC decoders, however, the kernels are executed on a macroblock (MB)-by-MB basis to exploit data locality. The GPUs, nevertheless, are not appropriate for this finegrain computation approach because of memory copy and kernel launch overhead. As a consequence, an adaptation of CPU optimized implementation is required to offload motion compensation onto GPUs efficiently. Although, motion compensation is parallel at the frame level, the performance on the GPU may suffer significantly when the threads operating in lock-step behave differently due to control or memory divergence. Divergence might appear due to the presence of multiple interpolation modes per MB partition and their respective memory access patterns. To mitigate the divergence effect we propose different strategies for implementing the data loading and computing phases of motion compensation.
The evaluation of the proposed motion-compensation kernels has been conducted on three different GPU architectures to test and demonstrate the performance portability of the OpenCL implementations.
Although the proposed GPU implementation obtains speedup compared with an optimized CPU implementation at the kernel level, when considering the overhead of memory transfers and OpenCL runtime no performance benefits are obtained. This paper provides a quantitative analysis of the different sources of overhead (GPU architecture, memory, and runtime system) and their impact in the complete application performance. The GPU video decoding can be effective only if those bottlenecks are removed.
In summary, the main contributions of this paper are as follows. 1) We propose novel motion-compensation methods for GPUs that mitigates the memory and control divergence effects.
2)
We compare and analyze the performance of the proposed algorithms on different GPU architectures. 3) We integrate the GPU motion-compensation kernel into an optimized H.264/AVC decoder and make a complete comparison against conventional CPU decoder. The remainder of this paper is organized as follows. Section II describes the related work. Section III introduces the motion compensation in H.264/AVC. The proposed motion-compensation kernel for GPUs is presented in Section IV. The experimental setup is presented in Section V and the experimental results are presented in Section VI. Finally, conclusions are drawn in Section VII.
II. RELATED WORK
Video decoding can be offloaded to GPUs using either the dedicated hardware accelerators or the programmable cores. Although custom hardware accelerators are more energy efficient they lack flexibility since the function is hard-wired for specific codecs. In addition, they require the use of proprietary air position indicators that leads to poor portability. To overcome these drawbacks, we choose a more flexible software-based solution with the portable OpenCL programming model.
Regarding the software-based motion-compensation implementation on GPUs, Shen et al. [5] adopted a divide-and-conquer method in which blocks with the same interpolation mode are batched and executed with mode specific kernel for motion compensation of Microsoft proprietary codec WMV-8. Pieters et al. [6] employed a similar idea to offload the motion compensation in H.264/AVC onto GPUs using CUDA. However, this strategy requires extra modelocation mapping buffers to indicate the positions of the blocks with the same interpolation mode. As the position of the block is indicated at 4 × 4 block level, the size of these buffers in total will go up to 1/16 of the entire frame. Transferring these buffers from CPU to GPU will increase the memory copy overhead. Furthermore, multiple kernel launches are required per frame for the interpolation of one direction. For bidirectional predicted B frames, because the prediction modes of the two directions are not necessary the same, another round of kernel launches is required and the predicted result of one direction has to be stored in off-chip memory. This increases the kernel launch overhead to a great extent and introduces long latency memory access when merging the prediction results of B frames.
Comparatively, in our proposed solution, first, no extra mapping buffers are required, which reduce the memory copy between CPU and GPU. Second, only one kernel launch is required to process the entire frame, which minimizes the kernel launch overhead. Third, for B frames, we process bidirectional prediction in one complete kernel and store the intermediate results in on-chip local memory, which greatly reduces the cost for results merging. Finally, our motion compensation kernel has been integrated in a complete and optimized H.264/AVC decoder and evaluated in multiple GPU architectures.
III. MOTION COMPENSATION IN H.264/AVC
Motion compensation is a block-based interprediction technique that predicts samples in current frame from previously decoded reference pictures. A tree structured partition scheme is adopted in The samples within a partition are predicted from an area in a reference picture. The reference pictures are organized as reference picture lists and can be specified by a reference index. The location of the reference area is indicated by a motion vector. The resolution of luma motion vectors is quarter pel. Therefore, the luma motion vector may point to integer, half-pel, and quarter-pel positions. For integer position, the predicted partition is a copy of the referenced partition. For half-pel positions, the predicted pels are interpolated using a sixtap finite impulse response (FIR) filter based on integer pels, either horizontally or vertically, as shown in Fig. 1(a) and (b), respectively.
For the horizontal-vertical half pel as shown in Fig. 1(c) , the FIR filter needs to be applied twice. For quarter-pel positions, a bilinear filter is applied based on pels at integer-pel and half-pel positions. The dependencies of quarter-pel to integer-pel and half-pel are shown in Fig. 1(d) . In total, there are 16 different interpolation modes as indicated by the dashed rectangle.
For the chroma components eight-sample resolution vectors are used. Interpolated samples are generated using linear interpolation, which is much less computational intensive than the luma interpolation [1] .
IV. OFFLOAD MOTION COMPENSATION ONTO GPUs
This section starts with the code adaptation for the CPU-GPU integrated decoder. Afterward, the motion-compensation kernel's thread mapping and kernel design are presented.
A. Hybrid CPU-GPU Decoder
Our baseline is an optimized CPU decoder [7] with entropy decoding and reconstruction decoupled on frame level. After entropy decoding, all the decoding kernels for reconstruction are applied in a single decoding loop on MB-by-MB basis. This approach results in high performance on CPUs due to the exploitation of data locality. The GPUs, however, requires more data to benefit from its throughput oriented design. Therefore, motion compensation has been redesigned to be applied on frame level and the modified decoder consists of two parts, the motion-compensation kernel processed on the GPU at frame level and the remaining kernels processed on the CPU at MB level.
B. OpenCL Thread Mapping
The OpenCL uses a hierarchical data-parallel programming model. At the top level, the global thread index space, termed as NDRange, is divided into workgroups. Each workgroup is further divided into workitems. Each workitem is an instance of a kernel execution, i.e., a thread [3] .
For motion compensation, a hierarchically mapping is adopted in which the entire frame is mapped to the NDRange, and each MB is mapped to each workgroup, as shown in Fig. 2 . A thread per column mapping is adopted in which each column of four samples in the output block are computed by one thread. Every four threads process an output block of 4 × 4 samples. Under this solution, a MB of 16 × 16 samples are processed by 64 threads, using a configuration of 16 thread in the horizontal direction and four threads in the vertical direction, as shown in Fig. 2 .
This mapping of four threads per 4 × 4 block is a tradeoff between parallelism and load balancing. On the one hand, a thread-per-sample mapping exposes the maximum parallelism. Because of the six-tap filter, however, for an output block of 4 × 4 samples the input reference block can be up to 9 × 9 samples. This difference in input and output block size poses a challenge for a balanced thread mapping on GPUs. On the other hand, a thread-per-block mapping, in which one thread processes one block of 4 × 4 samples, can solve this load imbalance, but this not only leads to more divergence, but also exhibits less parallelism, which is not optimal for GPUs.
C. Motion-Compensation Kernel Design
The motion-compensation kernel consists of three phases: 1) loading the reference data from memory; 2) performing the appropriate interpolation filter(s); and 3) storing the interpolated data back to memory. A straightforward approach (named as baseline) to implement this kernel consists of having a separated control path for each of the 16 luma interpolation modes. In this implementation, the load, interpolation, and store phases can have control divergence when partitions within a MB smaller than 16 × 16 have different interpolation modes. Control divergence results in serialized execution in the GPU reducing the performance significantly.
As way to overcome the control divergence for the load phase consists of creating a shared load phase in which all the workgroup threads cooperate to load the data for all the partitions inside a MB. To perform the shared loading the kernel loads the reference samples from global memory to local memory first, and then applies the computation using a single-stage per interpolation mode, as in the baseline case. We refer to this approach as the single-stage mode. Although control divergence is reduced, memory divergence might appear. If the motion vectors of the MB partitions point to different reference areas, and the hardware cannot coalesce the memory accesses, memory diverge appears and causes stalls in the GPU cores reducing the performance.
In the shared load phase, the input reference block can be up to 9 × 9 samples for each 4 × 4 output block. Horizontally, because nine samples cannot be evenly divided into four threads, we load 16 samples in total for better alignment of 32-bit memory access. Vertically, the horizontal process is repeated row-by-row. After the load phase, a synchronization operation is required because the thread mappings of the load phase and the compute phase are different.
The single-stage approach reduces the control divergence of the load phase, but can have control divergence in the computation phase for small MB partitions, if those have different interpolation modes. A way to mitigate this control divergence consists of reducing the number of control paths used for the interpolation modes. Because some modes share the same computation it is possible to decompose each mode into finer stages and exploit the shared ones to reduce the number of control paths. We refer to this as the multistage mode. In this mode, control divergence is minimized at the cost of adding some overhead, because, in some cases, the multistage performs more operations than necessary. Fig. 3 shows the high-level overview of workflow for single-stage and multistage kernels. These two approaches only differ in the implementation of the computation phase. When the computation phase is finished, the interpolated samples are first stored to an output buffer for weighted prediction. If the mapped block is enabled for bidirectional prediction, the load and compute phases are repeated for the other direction, otherwise, the weighted prediction is applied to obtain the result samples. Finally, the result samples are stored back to global memory. Fig. 4 shows the complete five stages of multistage kernel for one output 4 × 4 block. For every stage, four threads process one row of consecutive four samples and repeats row-by-row to produce a block of samples. The copy stage copies the original integer samples (from column 0 to 3) to another buffer Buf_F. Afterward, according to the mode, stages of filter H, V, HV perform the interpolation for horizontal, vertical, and horizontal-vertical half pels, respectively. The results are stored accordingly to Buf_H, Buf_V, and Buf_HV. The dashed lines of these stages indicate that they are optional. The predicted values in one (for half pel and integer pel) or two buffers For the store phase, we found that in some architectures 32-bit memory accesses to global memory are much faster than 8-bit ones [8] . Therefore, all kernel implementations has a unified store phase. We change the thread mapping to store four consecutive samples to global memory, thus a synchronization is applied before the store phase.
V. EXPERIMENTAL SETUP
We carry out our experiments on three different platforms. The GPUs, as well as their system configuration are listed in Table II . The PE/CU indicates the processing element number per compute unit. The Quadro 3000 M is a traditional discrete GPU which is connected via PCI express, while the HD4000 and HD7500 G are integrated on the same die as the CPU. The CPUs with integrated GPUs had the their turbo boost frequencies enabled during the evaluation as they could not be easily disabled. The OpenCL decoder source code is available at [9] .
For the evaluation we selected four (1920×)1080p videos (blue_sky, park_joy, pedestrian_area, and riverbed) from Xiph.org [10] and two (3840×)2160p videos (Lupo_candlelight and rain_fruits) from EBU UHD-1 public test set [11] . All videos are encoded using ×264 [12] with the constant ratefactor (CRF) encoding mode. To cover a wide range of bitrates, these videos are encoded using nine CRF values ranging from 12 to 52. All partition sizes are enabled, as well as the weighted prediction and intraprediction in P and B frames. The number of reference pictures is set up to 16. Fig. 5 shows the bitrates of all the encoded sequences.
VI. EXPERIMENTAL RESULTS
In this section, the divergence cost is investigated first, then proposed kernel performance on GPUs is evaluated. Finally, the performance of hybrid CPU-GPU decoder is presented.
A. Effectiveness of Divergence Mitigation
To evaluate the effectiveness of divergence mitigation techniques of the proposed kernels we conduct a series of experiments using a real video with synthetic interpolation modes. As base we use the pedestrian 1080p sequence with only 16 × 16 partitions. We arbitrarily modify the fractional and integer parts of the motion vector For Intel GPU, the multistage approach has no advantage over single-stage with branch divergence configuration. This is attributed to the divergence optimization called basic cycle compression for the Intel GPU [13] . Within this approach, if four contiguous workitems are not divergent within a warp (either 16 or eight workitems), the inactivated cycles caused by the divergence within the warp can be compressed. This capability results from the difference between the warp size and the SIMD width of compute unit (four workitems). The compute unit executes a maximum of four cycles for one warp. If inactivated cycles caused by the divergence are detected, they can be skipped by the compute unit. For the baseline kernel, the size of warp reported from the profiler is eight workitems instead of 16, such as that in single-stage and multistage. This increases the overhead of task-switching and may be one of the reason for its low performance. Fig. 7 shows the results of kernel execution on GPUs and CPUs across all CRFs for two resolutions. The execution time includes both luma and chroma part. The chroma part takes up 36%, 29%, and 49% of the kernel execution time on GPUs from Nvidia, AMD, and Intel, respectively. Because the chroma motion compensation is identical in both single-stage and multistage approaches, the execution time differences are only caused by the luma motion compensation.
B. Performance Using Real Videos
Comparing 1080p and 2160p results show in general a similar behavior for all configurations, only the execution time is four times higher for 2160p compared with 1080p due to 4× the number of pixels. With higher CRF, the execution time decreases because at lower bitrates more MBs are encoded into 16 × 16 blocks, which results a higher SIMD utilization. The performance change is more intensive with bitrate for the CPU compared with the GPU, as for smaller block sizes the CPU implementation processes them oneby-one sequentially with more call and loop overhead and a lower SIMD vector utilization. The GPU execution time is more stable because the entire MB is executed in parallel independent of the block partitioning.
The speedups of the single stage over the multistage approach are shown in Table III Even for videos at CRF 12 in 1080p the average block size is 166.4 samples, which indicate that the block sizes are still fairly large. Because the multistage approach only performs better with 4 × 4 partitions and the maximum ratio of 4 × 4 block is only 8.93% found in any video, the single-stage approach performs better for all tested videos. In addition, the single stage approach performs better at higher CRFs as more modes are encoded to 00, as shown in Table IV . The multistage approach does have a lower worst-case complexity, and might be favored for its more consistent performance with outlier videos.
When comparing different GPUs the performance of motion compensation varies significantly. When considering the kernel only execution time the discrete Quadro GPU is the fastest platform, which is expected because of the higher computational capabilities. The single stage kernel achieves 2.34 ms per frame on average for 1080p, which is also 2.0× faster compared with the i5-3317U and i7-2760 QM CPUs.
The execution time of the complete GPU motion compensation is significantly higher because it also includes the OpenCL buffer copy and command overhead. The OpenCL runtime overheads take 37% to 57% of motion-compensation time on Quadro and HD7500 G. On the HD4000 the overhead percentage is much lower, because the kernel execution time is much higher. Even for this platform the overheads are equivalent to the complete motion-compensation time using the CPU solution. For the integrated GPUs the memory copy overhead is already optimized using zero copy [8] . For discrete GPUs, the memory copy overhead can only be reduced using asynchronous execution, which as we will show in the next section has moderate performance impact. Unless the OpenCL runtime overheads are significantly reduced GPUs cannot be efficiently used for video decoding applications in general.
Not only OpenCL runtime overheads need to improve for making a GPU offloaded video decoding solution feasible, though. For all three GPUs also the motion-compensation kernel cannot efficiently use the available hardware resources. This is most prominent in the Intel HD4000 GPU as the execution time is three times higher than the comparable AMD 7500 G GPU. We found that the main bottleneck is the local memory is very slow when using 8-bit operations. We tested the bandwidth of local memory using the sample benchmark LDSBandwidth [14] . With 32-bit memory access per thread, the read and write bandwidth of local memory is 86.3 and 66.6 GB/s, respectively. If we use 8-bit memory access, such as used in our kernel, only 7.9 and 8.0 GB/s are achieved for read and write, respectively. The performance on the HD4000 is further reduced due its lower performance for integer codes. In the HD4000, each compute unit has two 4-wide vector arithmetic logic units (ALUs) and the second ALU is available only for floating point operands [15] . For the AMD HD7500 G GPU the processing element is a fourway very long instruction word (VLIW) processor [8] . To attain high performance, instruction level parallelism (ILP) is required within each workitem so that the compiler can pack independent instructions to fill the VLIW slots. The proposed kernels process four samples per thread hence the compiler can unroll all loop statement to exploit ILP. Despite this a packing efficiency of only 50% for both single-stage and multistage implementation is reported indicating that on average only two of the four VLIW slots are used. The packing efficiency is hindered by the condition statements for mode detection.
The Nvidia Quadro GPU using the Fermi core architecture seems to be the most suited architecture for motion compensation. Using the Nvidia profiler, however, we measured that around 57% of GPU issue cycles are utilized on average for the motion-compensation kernel. Idle instruction issue cycles occur when their is not a free wavefront/warp available to schedule from. This mainly occurs when insufficient wavefront/warps are scheduled on a GPU compute unit, and also is the case for the Quadro GPU with only half of the possible warp slots filled on average. More warps cannot be kept in-flight, because only a maximum of eight workgroups can be scheduled on a Fermi GPU and also the amount of local memory is insufficient for having more than eight workgroups in-flight. This occupancy problems is also a concern for the AMD and Intel GPUs, but due to their other architectural limitations less noticeable in their overall performance.
C. Performance of Hybrid CPU-GPU Decoder
To evaluate the performance of the decoder with motion compensation offloaded onto the GPU, four versions of decoder are developed, all configured with SIMD acceleration for CPU. The first one (CPU-BASE) is the baseline optimized CPU decoder; the second one (CPU-MC) is the CPU decoder with frame-level decoupling, which is used to estimate the losses of data locality; the third one (GPU-MC-S) offloads motion compensation onto GPU and executes the luma and chroma kernel in synchronous mode; and the last one (GPU-MC-A) executes luma and chroma kernel in asynchronous mode to overlap the kernel execution of luma and memory copy of chroma. The GPU kernel with the faster single stage implementation is selected for this experiment. The breakdown of the decoding time is shown in Fig. 8 . Others includes H.264/AVC parsing and OpenCL environment building time (GPU version only). Entropy refers to the entropy decoding time. MC not only include kernel execution, but also the offloading overhead (memory copy and OpenCL runtime), as shown in decomposed MC-kernel and MC-overhead in version GPU-MC-S. The REC represents the time for reconstruction and motion-compensation time is excluded for decoders with motion compensation decoupled.
Because of decreased data locality, the performance of the decoder with motion-compensation decoupled on CPU is lower, with up to 9% for 2160p on i7-2760 QM. In addition to the reduced data locality when offloading the motion compensation kernel, the overhead the OpenCL runtime is the main source of inefficiency. Asynchronous execution is an effective optimization for Quadro. It outperforms synchronous execution by 4% and 8% at decoder level for 1080p and 2160p, respectively. Overall no significant speedup is achieved and often a slowdown is observed on the overall application performance when offloading the motion compensation to the GPU.
VII. CONCLUSION
In this paper, we evaluate the performance of offloading the H.264/AVC motion compensation onto GPUs. We presented several kernel designs to reduce the control divergence performance penalty. For real H.264/AVC videos, the kernel with more limited divergence mitigation actually outperforms the one with full divergence mitigation, because big blocks dominate in high resolution video.
Due to both architectural and OpenCL runtime limitations, however, the GPU solutions are still outperformed by the single-threaded highly optimized CPU SIMD decoder. Control divergence, in literature often described as the most limiting factor of GPUs, is not one of the limitations but can be mitigated with a proper motion compensation kernel design. Other obstacles toward accelerating parallel kernels that do not have highly computationally intensive floating calculations on the GPU, however, still remain. The high OpenCL overhead and low level GPU architectural limitations often are the main performance bottlenecks. The GPU architecture, runtime, and programming models, however, are currently evolving fast and are expected to become more general purpose and more suited for video decoding applications.
